

**GUJARAT TECHNOLOGICAL UNIVERSITY****BE - SEMESTER– III (New) EXAMINATION – WINTER 2019****Subject Code: 3130907****Date: 30/11/2019****Subject Name: Analog & Digital Electronics****Time: 02:30 PM TO 05:00 PM****Total Marks: 70****Instructions:**

1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.

		Marks	
<b>Q.1</b>	(a) What is ideal differential amplifier?	<b>03</b>	
	(b) Design half adder circuit.	<b>04</b>	
	(c) Compare different types of power amplifiers.	<b>07</b>	
<b>Q.2</b>	(a) Calculate maximum frequency for a sine wave, output voltage of 12 V peak with an OPAMP having slew rate 1 V/ $\mu$ S.	<b>03</b>	
	(b) Prove that voltage follower has unity gain.	<b>04</b>	
	(c) Draw integrator circuit with example of input and output waveforms. Derive expression for output voltage.	<b>07</b>	
<b>OR</b>			
<b>Q.3</b>	(c) Write short note on Wien bridge oscillator using OPAMP.	<b>07</b>	
	(a) Explain zero crossing detector.	<b>03</b>	
	(b) Explain how to generate triangular wave using OPAMP.	<b>04</b>	
<b>Q.3</b>	(c) Explain first order Butterworth low-pass filter. Derive expression of filter gain.	<b>07</b>	
	<b>OR</b>		
	<b>Q.3</b>	(a) Explain window comparator.	<b>03</b>
(b) Draw Schmitt trigger circuit. Plot input and output waveforms.		<b>04</b>	
(c) Explain positive peak detector circuit using OPAMP.		<b>07</b>	
<b>Q.4</b>	(a) What is multiplexer?	<b>03</b>	
	(b) Classify digital logic gates. Draw truth table and symbols of basic logic gates.	<b>04</b>	
	(c) Design a combinational circuit which has 3 bit binary input and has output as square of inputs.	<b>07</b>	
<b>OR</b>			
<b>Q.4</b>	(a) Design full adder circuit.	<b>03</b>	
	(b) Describe POS and SOP with example.	<b>04</b>	
	(c) Explain in detail 7 segment LED display.	<b>07</b>	
<b>Q.5</b>	(a) Explain digital to analog converter with binary weighted resistors.	<b>03</b>	
	(b) Explain positive edge triggered JK flip-flop.	<b>04</b>	
	(c) Explain 4 bit ring counter using waveforms.	<b>07</b>	
<b>OR</b>			
<b>Q.5</b>	(a) What are preset and clear inputs with flip-flops? Why are they provided?	<b>03</b>	
	(b) Explain master slave JK flop-flop.	<b>04</b>	
	(c) Design a 4 bit synchronous up counter.	<b>07</b>	

\*\*\*\*\*