

**GUJARAT TECHNOLOGICAL UNIVERSITY****BE- SEMESTER-III (NEW) EXAMINATION – WINTER 2020****Subject Code:3130907****Date:04/03/2021****Subject Name:Analog & Digital Electronics****Time:10:30 AM TO 12:30 PM****Total Marks:56****Instructions:**

1. Attempt any FOUR questions out of EIGHT questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.

		MARKS
<b>Q.1</b>	(a) Define Slew Rate, CMRR, & Input Offset Voltage.	<b>03</b>
	(b) Compare inverting and non-inverting op-amps.	<b>04</b>
	(c) Draw & explain in detail the logic diagram & the truth table of clocked SR flip-flop.	<b>07</b>
<b>Q.2</b>	(a) Draw block diagram of an op-amp.	<b>03</b>
	(b) Draw and explain working of zero crossing detector.	<b>04</b>
	(c) List out and discuss all the ideal characteristics of an op-amp.	<b>07</b>
<b>Q.3</b>	(a) For an inverting amplifier, $V_1 = 1V$ , $V_2 = 3V$ , $V_3 = 2V$ with $R_1 = R_2 = R_3 = 2K\Omega$ and $R_F = 3K\Omega$ . Determine the output voltage.	<b>03</b>
	(b) Design an R-C phase shift oscillator to produce a sinusoidal output at 1KHz, using capacitor value $0.01 \mu F$ .	<b>04</b>
	(c) Write a short note on instrumentation amplifier using op-amp.	<b>07</b>
<b>Q.4</b>	(a) Explain the application of an op-amp as an integrator.	<b>03</b>
	(b) Design full adder logic circuit using 3 x 8 decoder and OR gates.	<b>04</b>
	(c) Explain the circuit diagram of op-amp as a Peak detector.	<b>07</b>
<b>Q.5</b>	(a) Design D FF using SR FF. Write truth table of D FF.	<b>03</b>
	(b) Minimize following Boolean function using K-map: $F(A,B,C,D) = \Pi M(1, 2, 3, 8, 9, 11, 14) \cdot d(7, 15)$	<b>04</b>
	(c) Given a logic function: $Z = ABC + BC'D + A'BC$ .	<b>07</b>
	a) Make a truth table.	
b) Simplify using K-map.		
c) Realize simplified function using NAND gates only.		
<b>Q.6</b>	(a) Minimize following Boolean function using K-map: $Y(A,B,C,D) = \Sigma m(0, 3, 5, 6, 9, 10, 12, 15)$	<b>03</b>
	(b) Implement the following logic function using 8:1 multiplexer: $F(A, B, C, D) = \Sigma m(0, 1, 3, 4, 8, 9, 15)$	<b>04</b>
	(c) Design a 4-bit synchronous down counter using T flip-flops.	<b>07</b>
<b>Q.7</b>	(a) Compare combinational logic circuit with sequential logic circuit.	<b>03</b>
	(b) Draw basic internal structure of 7490 ripple counter IC. Design BCD counter using 7490 IC.	<b>04</b>
	(c) Draw & explain R-2R ladder D/A converter with necessary equations.	<b>07</b>

- Q.8** (a) Draw the logic diagram of 4-bit ripple up counter using JK FFs. **03**  
(b) Write a brief note on quantization and encoding. **04**  
(c) List out various commonly used A/D converters. Draw & explain Flash A/D converter with necessary decoding table. Also mention pros & cons of the same. **07**

\*\*\*\*\*

GTUQuestionPapers.com