Seat No.:	Enrolment No.

GUJARAT TECHNOLOGICAL UNIVERSITY

BE - SEMESTER-III (NEW) EXAMINATION - WINTER 2021 Subject Code:3131102 Date:21-02-2022 **Subject Name: Digital System Design** Time:10:30 AM TO 01:00 PM **Total Marks:70 Instructions:** 1. Attempt all questions. 2. Make suitable assumptions wherever necessary. 3. Figures to the right indicate full marks. 4. Simple and non-programmable scientific calculators are allowed. Q.1 (a) Draw the logic circuit for the following Boolean function using NAND gates only. 03 F(x, y, z) = xy + yz + xz(b) State the De-Morgan's Law and find the complement of the following Boolean 04 function in Product-of-Sum (POS) form using De-Morgan's Law. F(A, B, C, D) = AB'(C+D) + C'D(A'+B)(c) Simplify the following Boolean function using Karnaugh Map (K-map) method. 07 F(A, B, C, D) = (A' + B' + D')(A + B' + C')(A' + B + D')(B + C' + D')Realize the simplified function using NOR Gates only. State the duality theorem. Also find the dual of the following Boolean expression. 03 Q.2 (a) (x + y)(x' + z)(y + z) = (x + y)(x' + z)(b) Simplify the following Boolean expression using Boolean Algebra. 04 (i) x' + xy + xz' + xy'z'(ii) A'B(D' + C'D) + B(A + A'CD)(c) Explain the working of Master-Slave SR Flip-flop with Logic diagram and 07 waveforms. OR (c) Draw the logic circuit of 4-to-1 Multiplexer and explain its working with the help 07 of truth-table. (a) Draw truth-table and logic circuit for 2-bit magnitude comparator. 0.303 (b) Explain the following parameters for Digital Integrated Circuits. 04 (i) Fan-out (ii) Fan-in (iii)Propagation Delay (iv)Noise Margin Find the prime implicants for the following Boolean function by means of the 07 Tabulation Method. $F(A, B, C, D, E) = \Sigma m (2, 3, 8, 9, 12, 13, 18, 19, 25, 27, 29, 31)$ OR (a) Explain working of 4-bit Binary Adder circuit with the neat logic diagram. 03 **(b)** Compare TTL and CMOS logic families. 04 Simplify the following Boolean function F together with the don't-care conditions 07 d in sum-of-products (SOP) using Karnaugh Map (K-map) method.

 $F(A, B, C, D) = \Sigma m(3, 4, 13, 15)$ and $d(A, B, C, D) = \Sigma m(l, 2, 5, 6, 8, 10, 12, 14)$

- Q.4 (a) State the difference between asynchronous and synchronous sequential logic 03 circuits with suitable example.
 - (b) What is State Machine? Explain the need of State Machine in Digital Systems. 04
 - (c) A sequential circuit with two D flip-flops (A and B); one input (x); and one output (y) is specified by the following state table:

Present State	Next State (AB)		Output (y)	
(AB)	x = 0	x = 1	x = 0	x = 1
00	01	00	1	0
01	01	11	0	1
10	00	10	0	1
11	11	10	1	0

Derive the next-state equations, output equation and draw the state diagram.

OR

- Q.4 (a) State and explain different types of triggering for Flip-flops.
 - (b) State the different types of Shift-Registers and explain working of the Serial-In 04 Serial-Out shift register with neat diagram.
 - (c) Design modulo-10 ripple up counter and explain its working using neat logic 07 diagram and waveforms.
- Q.5 (a) Define: Register, Ripple counter, Synchronous counter.
 - (b) State various types of **Digital-to-Analog converters** and briefly explain working **04** principle of any.
 - (c) Draw and explain PLA block diagram. Also draw the Programmable Logic Array with three inputs, three product terms, and two outputs.

OR

- Q.5 (a) Briefly explain the steps for VLSI design flow.
 - (b) Realize T Flip-flop functionality using D Flip-flop only.
 - (c) Explain dual slope type Analog-to-Digital converter in detail with neat diagram. 07
