Seat No.:	Enrolment No.

## **GUJARAT TECHNOLOGICAL UNIVERSITY**

BE- SEMESTER-III (NEW) EXAMINATION – WINTER 2020

Subject Code:3131102 Date:04/03/2021 Subject Name:Digital System Design Time:10:30 AM TO 12:30 PM Total Marks:56

**Instructions:** 

- 1. Attempt any FOUR questions out of EIGHT questions.
- 2. Make suitable assumptions wherever necessary.
- 3. Figures to the right indicate full marks.

MARKS **Q.1** (a) State and prove De-Morgan's Theorem. 03 **(b)** Explain Moore machine. 04 (c) Simplify the following Boolean expression by means of the Tabulation 07 method.  $F(A,B,C,D) = \sum m (1,2,3,5,6,7,8,9,12,13,15).$ (a) Give comparison of TTL and CMOS family. 03 0.2 **(b)** Implement the given function using 8 X 1 multiplexer. 04  $F(A,B,C,D) = \sum m (0,1,2,3,5,8,9,11,14).$ (c) Design synchronous BCD counter using JK flip flop. **07** 0.3 (a) Explain universal gates. 03 **(b)** Compare ROM, PLA and PAL. 04 (c) Design a counter to generate the repetitive sequence 0,1,2,4,3,6. 07 **Q.4** (a) Explain half adder circuit. 03 **(b)** Convert SR Flip Flop to JK Flip Flop. 04 Design a counter to generate the repetitive sequence 0,3,5,7,4. 07 (a) Define: i) Fan-in ii) Fan-out iii) Propagation delay 03 0.5 **(b)** Construct a Johnson counter with ten timing signals. 04 Design BCD to Excess 3 code converter. 07 03 0.6 (a) Compare combinational and sequential logic circuits. **(b)** Explain different modeling styles in Verilog. 04 (c) Explain Dual Slope A/D converter in detail. 07 **Q.7** (a) Describe magnitude comparator. 03 04 **(b)** Express the Boolean function F=AB+A'C in a product of max term. Explain Emitter Coupled Logic (ECL) in detail. 07 (a) Explain briefly 3 line to 8 line decoder. 03 **Q.8** Explain Mealy machine. 04 **(b)** Write a short note on 4-bit Universal Shift Register. 07

\*\*\*\*\*