	GUJARAT TECHNOLOGICAL BE - SEMESTER-IV (NEW) EXAMINATION	UNIVERSITY N – SUMMER 2021
Subject	Code:3140707	Date:06/09/2021
Subject	Name:Computer Organization & Archite	cture
Time:02	2:30 PM TO 05:00 PM	Total Marks:70
Instructio	ons:	
1.	Attempt all questions.	
2.	Make suitable assumptions wherever necessary.	
3.	Figures to the right indicate full marks.	
4.	Simple and non-programmable scientific calculators	are allowed.
		Marks
0.1	(a) State differences between berdwired	central whit and 02
Q.1	(a) State differences between flatdwifed c	ontrol unit and 03
	(b) Explain register stack and memory stack	04
	(c) Show the contents of registers F AC BR OR	and SC during the 07
	process of multiplying 11111 with 10101	and be during the Vi
0.1	(a) Write down DTL statements for the fatch and	decede exerction 02
Q.2	(a) while down KTL statements for the fetch and of basic computer	decode operation 03
	(b) Define ninelining For arithmetic operation (1)	$x_i * B_i \perp C_i$ with a 04
	stream of seven numbers (i-1 to 7) S	$\mathbf{D} = \mathbf{D} + \mathbf{C} \mathbf{D}$ with a U
	configuration to carry out this task	peeny a pipenne
	(c) Write a program to evaluate the arith	ametic statement: 07
	A*B+C*D+E	
	i. Using an accumulator type computer.	
	ii. Using a stack organized computer.	
	OR	
	(c) A non-pipeline system takes to process a ta	sk. The same task 07
	can be processed in a six segment pipeline wi	th a clock cycle of
	10ns. Determine the speedup ratio of the pipe	eline for 100 tasks.
0.0	What is the maximum speed up that can be ac	hieved?
Q.3	(a) List down six major characteristics of RISC pr	tocessors. 03
	(b) Explain now $(r-1)$'s complement is calcula	ted. Calculate 9's 04
	(a) Elaborate CPU IOP communication	07
	(c) Elaborate CF C-IOF communication.	07
03	(a) List and explain major instruction pipeline con	officts 03
X ••	(b) Define RTL. Give block diagram and timing	diagram of transfer 04
	of R1 to R2 when $P=1$.	
	(c) Elaborate content addressable memory (CAM). 07
O.4	(a) Explain memory hierarchy in brief.	03
	(b) Draw and explain flowchart for first pass of as	ssembler. 04
	(c) Explain using a flowchart how address of	control memory is 07
	selected in microprogrammed control unit.	
	OR	
Q.4	(a) Briefly explain DMA.	03
	(b) Write assembly level program to subtract two	given numbers. 04
	(c) Write the symbolic microprogram routin	ne for the BSA 07
	instruction. Use the microinstruction	format of basic
	inicroprogrammed control unit.	

Q.5	(a) How many AND gates and Adders will be required to multiply a 5 bit number with a 3 bit number? Also say size of adder (bits). How many bits will be there in the result?		03
	(b)	What do you mean by cache memory? Justify the need of cache memory in computer systems.	04
	(c) Discuss multistage switching network with neat diagrams.		07
Q.5	(a) Explain the non-restoring methods for dividing two numbers.		03
	(b)	Discuss source-initiated transfer using handshaking in asynchronous data transfer.	04
	(c)	Elaborate cache coherence problem with its solutions.	07
