GUJARAT TECHNOLOGICAL UNIVERSITY ME - SEMESTER-1 (NEW) EXAMINATION – WINTER 2018

Subject Code: 3710512 Date: 03/01/)	
	Subject Name: RTL Simulation and Synthesis with PLDsTime: 02:30 PM To 05:00 PMTotal Marks:		
Ins		Attempt all questions.Make suitable assumptions wherever necessary.	
Q.1	(a) (b)	Explain FPGA design flow. Explain metastability.	07 07
Q.2	(a) (b) (b)	Define setup time, hold time with respect to flip flop. Design a counter which counts sequence 1,2,4,6,0. Using D Flip Flop. OR Explain the steps involved in physical verification.	07 07 07
Q.3	(a) (b)	How a latch gets inferred in RTL design? Difference between PLDs and FPGA	07 07
Q.3	(a) (b)	Discuss design flow of floorplanning. Explain variable biasing technique	07 07
Q.4	(a) (b)	Explain top down approach. What is skew, what are problems associated with it and how to minimize it? OR	07 07
Q.4	(a) (b)	Explain bottom up approach. Implement half subtractor using primitive gates structural in verilog.	07 07
Q.5	(a) (b)	Explain different sources of power dissipation in digital CMOS circuit. What is glitches & Explain techniques to reduce glitches. OR	07 07
Q.5	(a) (b)	Design a FSM for detecting a sequence of 1010 overlapping sequence Gray codes have the useful property that consecutive numbers differ in only a single bit position. Design a 3-bit Gray code counter FSM with no inputs and three outputs. When reset, the output should be 000. On each clock edge, the output should advance to the next Gray code. After reaching100, it should repeat from 000. Draw a schematic for this counter using T flip-flops.	07 07
