Seat No.:	Enrolment No.

GUJARAT TECHNOLOGICAL UNIVERSITY

ME – SEMESTER – I (New)– EXAMINATION – WINTER-2019

Subject Code: 3710512 Da	ite: 09-01-2020
--------------------------	-----------------

Subject Name: RTL Simulation and Synthesis with PLDs

Time: 02:30 PM TO 05:00 PM TO	otal N	Marks:	70
-------------------------------	--------	--------	----

Instructions:

- 1. Attempt all questions.
- 2. Make suitable assumptions wherever necessary.
- 3. Figures to the right indicate full marks.

Q.1	(a) (b)	Explain ASIC design flow. Explain metastability.	07 07
Q.2	(a) (b)	What is glitch? What causes it (explain with waveform)? How to overcome it? Design a counter which counts sequence 0,3,4,7,0. Using D Flip Flop. OR	07 07
	(b)	Design a counter which counts sequence 0,1,2,6,0. Using T Flip Flop.	07
Q.3	(a) (b)	Discuss floor planning in brief. Difference between PLDs and FPGA	07 07
		OR	
Q.3	(a) (b)	Discuss placement in brief. Difference between PLA & PAL.	07 07
Q.4	(a) (b)	Explain ESD protection. Explain clock tree synthesis. OR	07 07
Q.4	(a) (b)	Explain why low power design is essential. Explain DTCMOS technique.	07 07
Q.5	(a) (b)	Explain different sources of power dissipation in digital CMOS circuit. Explain difference between combinational & Sequential design. OR	07 07
Q.5	(a)	Design a FSM for detecting a sequence of 1011.	07
Q.C	(b)	Write the state table from the state bubble diagram. Fill in the table given below. Use the following state assignments: START=000, GOT0=001,GOT01=010, GOT011=011and GOT0110=100. All unused states should go to the START state and output z= 0.Assume you will build	07
		the circuit with J-K flip-flops.	
